# <u>TOSHIBA</u>

### **TENTATIVE** TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

### 262,144-WORD BY 16-BIT FULL CMOS STATIC RAM

### **DESCRIPTION**

The TC55NEM216AFTN is a 4,194,304-bit static random access memory (SRAM) organized as 262,144 words by 16 bits. Fabricated using Toshiba's CMOS Silicon gate process technology, this device operates from a single 5V  $\pm$  10% power supply. Advanced circuit technology provides both high speed and low power at an operating current of 3 mA/MHz (typ) and a minimum cycle time of 55 ns. It is automatically placed in low-power mode at 1  $\mu$ A standby current (typ) when chip enable ( $\overline{CE}$ ) is asserted high. There are two control inputs.  $\overline{CE}$  is used to select the device and for data retention control, and output enable ( $\overline{OE}$ ) provides fast memory access. Data byte control pin ( $\overline{LB}$ ,  $\overline{UB}$ ) provides lower and upper byte access. This device is well suited to various microprocessor system applications where high speed, low power and battery backup are required. And, with a guaranteed operating extreme temperature range of -40° to 85°C, the TC55NEM216AFTN can be used in environments exhibiting extreme temperature conditions. The TC55NEM216AFTN is available in a plastic 54-pin thin-small-outline package (TSOP).

## **FEATURES**

- Low-power dissipation Operating: 15 mW/MHz (typical)
- Single power supply voltage of  $5 \text{ V} \pm 10\%$
- Power down features using  $\overline{CE}$
- Data retention supply voltage of 2.0 to 5.5 V
- Direct TTL compatibility for all inputs and outputs
- Wide operating temperature range of -40° to 85°C
- Standby Current (maximum): 20 µA

Access Times (maximum):

	TC55NEM216AFTN			
	55	70		
Access Time	55 ns	70 ns		
CE Access Time	55 ns	70 ns		
OE Access Time	30 ns	35 ns		

Package:

(Weight: g typ)

## PIN ASSIGNMENT (TOP VIEW)

#### 54 PIN TSOP

NC □1〇 A3 □2	54 □ A4 53 □ A5
A3 U2 A2 U3	52 🗆 A5
	51 6 A7
A0 🗆 5	50 🗆 NC
I/O16 □6	49 þ I/O1
I/Q15 <b>1</b> 7	48 1/02
	47 □ V₀₀ 46 □ GND
	40 L GND 45 L I/O3
i/O13 □11	44 🗖 I/O4
UB 🗆 12	43 🗆 🖬
OP Ц14	
R/W □15 I/O12 □16	40 □ NC 39 □ I/O5
I/O11 □17	38 1/06
GND 18	37 🗆 GND
VDD 019	36 🗖 VDD
1/010 20	35 1/07
I/O9 □21 NC □22	34 □ I/O8 33 □ A8
A17 023	32 🗆 A0
A16 224	31 🗖 A10
A15 🗆 25	30 🗅 A11
A14 26	29 A12
A13 🗆 27	28 🗆 NC

### PIN NAMES


TSOP II54-P-400-0.80

A0~A17	Address Inputs
	Chip Enable
R/W	Read/Write Control
ŌĒ	Output Enable
LB, UB	Data Byte Control
I/O1~I/O16	Data Inputs/Outputs
V <sub>DD</sub>	Power (+5 V)
GND	Ground
NC	No Connection
OP*	Option

\*: OP pin must be open or connected to GND.

# **TOSHIBA**

### **BLOCK DIAGRAM**



## **OPERATING MODE**

MODE	CE	ŌĒ	R/W	ĹB	ŪB	I/O1~I/O8	I/O9~I/O16	POWER
	L	L	Н	L	L	Output	Output	I <sub>DDO</sub>
Read	L	L	Н	Н	L	High-Z	Output	I <sub>DDO</sub>
	L	L	Н	L	н	Output	High-Z	I <sub>DDO</sub>
	L	*	L	L	L	Input	Input	I <sub>DDO</sub>
Write	L	*	L	н	L	High-Z	Input	I <sub>DDO</sub>
	L	*	L	L	н	Input	High-Z	I <sub>DDO</sub>
	L	н	н	L	L	High-Z	High-Z	I <sub>DDO</sub>
Output Deselect	L	Н	н	н	L	High-Z	High-Z	I <sub>DDO</sub>
	L	Н	н	L	н	High-Z	High-Z	I <sub>DDO</sub>
Standby	н	*	*	*	*	High-Z	High-Z	I <sub>DDS</sub>
Standby	*	*	*	н	н	High-Z	High-Z	I <sub>DDS</sub>

\* = don't care

H = logic highL = logic low

## **MAXIMUM RATINGS**

SYMBOL	RATING	VALUE	UNIT
V <sub>DD</sub>	Power Supply Voltage	-0.3~7.0	V
V <sub>IN</sub>	Input Voltage	-0.3*~7.0	V
V <sub>I/O</sub>	Input/Output Voltage	-0.5~V <sub>DD</sub> + 0.5	V
P <sub>D</sub>	Power Dissipation	0.6	W
T <sub>solder</sub>	Soldering Temperature (10s)	260	°C
T <sub>stg</sub>	Storage Temperature	-55~150	°C
T <sub>opr</sub>	Operating Temperature	-40~85	°C

\*: -2.0 V when measured at a pulse width of 20ns

## **DC RECOMMENDED OPERATING CONDITIONS** (Ta = -40° to 85°C)

SYMBOL	PARAMETER	MIN	TYP	MAX	UNIT
V <sub>DD</sub>	Power Supply Voltage	4.5	5.0	5.5	V
V <sub>IH</sub>	Input High Voltage	2.2	_	V <sub>DD</sub> + 0.3	V
V <sub>IL</sub>	Input Low Voltage	-0.3*	_	0.6	V
V <sub>DH</sub>	Data Retention Supply Voltage	2.0	_	5.5	V

\*: -2.0 V when measured at a pulse width of 20ns

# <u>DC CHARACTERISTICS</u> (Ta = $-40^{\circ}$ to 85°C, V<sub>DD</sub> = 5 V ± 10%)

SYMBOL	PARAMETER	TEST CONDITION			MIN	TYP	MAX	UNIT
IIL	Input Leakage Current	V <sub>IN</sub> = 0 V~V <sub>DD</sub>				_	±1.0	μA
I <sub>OH</sub>	Output High Current	V <sub>OH</sub> = 2.4 V			-1.0		_	mA
I <sub>OL</sub>	Output Low Current	$V_{OL} = 0.4 V$			2.1	_		mA
ILO	Output Leakage Current	$\overline{CE} = V_{IH} \text{ or } \overline{LB} = \overline{UB} = V_{IH} \text{ or}$ $R/W = V_{IL} \text{ or } \overline{OE} = V_{IH}, V_{OUT} = 0 V \sim V_{DD}$				_	±1.0	μA
		$ \overline{CE} = V_{IL} \text{ and}  R/W = V_{IH}, \ \overline{LB} = \overline{UB} = V_{IL}, $	t <sub>cycle</sub>	MIN		—	35	mA
Operating Current	$I_{OUT} = 0$ mA, Other Input = $V_{IH}/V_{IL}$	Cycle	1 μs		8	_	11// \	
		$\overline{CE} = 0.2 \text{ V and}$ R/W = V <sub>DD</sub> - 0.2 V, $\overline{LB} = \overline{UB} = 0.2 \text{ V},$	t <sub>cycle</sub>	MIN		—	30	mA
DDO2		$I_{OUT} = 0 \text{ mA},$ Other Input = $V_{DD} - 0.2 \text{ V}/0.2 \text{ V}$		1 μs		3		
I <sub>DDS1</sub>		1) $\overline{CE} = V_{IH}$ 2) $\overline{LB} = \overline{UB} = V_{IH}$			—	_	3	mA
Standby Current		Ta = 25°C			1			
I <sub>DDS2</sub>		1) $CE = V_{DD} - 0.2 V$ 2) $\overline{LB} = \overline{UB} = V_{DD} - 0.2 V$ , $\overline{CE} = 0.2 V$	Ta = -40~40°C		_		3	μA
				Ta = -40~85°C		_	20	

## CAPACITANCE (Ta = 25°C, f = 1 MHz)

SYMBOL	PARAMETER	TEST CONDITION	MAX	UNIT
C <sub>IN</sub>	Input Capacitance	$V_{IN} = GND$	10	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>OUT</sub> = GND	10	pF

Note: This parameter is periodically sampled and is not 100% tested.

# $\frac{AC\ CHARACTERISTICS\ AND\ OPERATING\ CONDITIONS}{(Ta=-40^{\circ}\ to\ 85^{\circ}C,\ V_{DD}=5\ V\pm10\%)}$

## READ CYCLE

			TC55NEM	1216AFTN	١	
SYMBOL	PARAMETER	5	55		70	
		MIN	MAX	MIN	MAX	
t <sub>RC</sub>	Read Cycle Time	55	_	70	_	
t <sub>ACC</sub>	Address Access Time	_	55	_	70	
tco	Chip Enable Access Time	_	55	_	70	
t <sub>OE</sub>	Output Enable Access Time	_	30	_	35	
t <sub>BA</sub>	Data Byte Control Access Time	_	55	_	70	
t <sub>COE</sub>	Chip Enable Low to Output Active	5	_	5	_	20
tOEE	Output Enable Low to Output Active	0	_	0	_	ns
t <sub>BE</sub>	Data Byte Control Low to Output Active	5	_	5	_	
t <sub>OD</sub>	Chip Enable High to Output High-Z	_	25	_	30	
todo	Output Enable High to Output High-Z	_	25		30	
t <sub>BD</sub>	Data Byte Control High to Output High-Z		25		30	
t <sub>OH</sub>	Output Data Hold Time	10		10		

### WRITE CYCLE

	PARAMETER		TC55NEM216AFTN				
SYMBOL			55		70		
		MIN	MAX	MIN	MAX		
t <sub>WC</sub>	Write Cycle Time	55	—	70	—		
t <sub>WP</sub>	Write Pulse Width	40	_	50	_		
t <sub>CW</sub>	Chip Enable to End of Write	45	_	55	_		
t <sub>BW</sub>	Data Byte Control to End of Write	45	_	55	_		
t <sub>AS</sub>	Address Setup Time	0	_	0	_	ns	
t <sub>WR</sub>	Write Recovery Time	0	_	0	_	115	
todw	R/W Low to Output High-Z	_	25	_	30		
t <sub>OEW</sub>	R/W High to Output Active	0	_	0	_		
t <sub>DS</sub>	Data Setup Time	25	_	30			
t <sub>DH</sub>	Data Hold Time	0		0			

Note: top, topo, tBD and topw are specified in time when an output becomes high impedance, and are not judged depending on an output voltage level.


## **AC TEST CONDITIONS**

PARAMETER	TEST CONDITION
Input pulse level	0.4 V, 2.4 V
t <sub>R</sub> , t <sub>F</sub>	5 ns
Timing measurements	1.5 V
Reference level	1.5 V
Output load	100 pF + 1 TTL Gate




### TIMING DIAGRAMS

READ CYCLE (See Note 1)




# WRITE CYCLE 1 (R/W CONTROLLED) (See Note 4)




# **TOSHIBA**

WRITE CYCLE 2 ( CE CONTROLLED) (See Note 4)



# WRITE CYCLE 3 (UB, LB CONTROLLED) (See Note 4)




Note:

- (1) R/W remains HIGH for the read cycle.
- (2) If  $\overline{CE}$  (or  $\overline{UB}$  or  $\overline{LB}$ ) goes LOW coincident with or after R/W goes LOW, the outputs will remain at high impedance.
- (3) If  $\overline{CE}$  (or  $\overline{UB}$  or  $\overline{LB}$ ) goes HIGH coincident with or before R/W goes HIGH, the outputs will remain at high impedance.
- (4) If  $\overline{OE}$  is HIGH during the write cycle, the outputs will remain at high impedance.
- (5) Because I/O signals may be in the output state at this time, input signals of reverse polarity must not be applied.


# DATA RETENTION CHARACTERISTICS (Ta = -40° to 85°C)

SYMBOL	PARAMETER		MIN	TYP	MAX	UNIT
V <sub>DH</sub>	Data Retention Supply Voltage		2.0	_	5.5	V
		Ta = -40~40°C	_		3	۵
IDDS2	Standby Current	by Current $Ta = -40~40^{\circ}C \qquad$ $Ta = -40~85^{\circ}C \qquad$	_	20	μΑ	
t <sub>CDR</sub>	Chip Deselect to Data Retention Mode Time		0	_	_	ns
t <sub>R</sub>	Recovery Time		5	_		ms

# CE CONTROLLED DATA RETENTION MODE



# UB, LB CONTROLLED DATA RETENTION MODE (See Note 2)




# TOSHIBA

Note:

- (1) When  $\overline{\text{CE}}$  is operating at the VIH(min.) level(2.2 V), the operating current is given by IDDS1 during the transition of VDD from 4.5 to 2.4 V.
- (2) In  $\overline{\text{UB}}$  (or  $\overline{\text{LB}}$ ) controlled data retention mode, minimum standby current mode is entered when  $\overline{\text{CE}} \le 0.2 \text{ V}$  or  $\overline{\text{CE}} \ge \text{V}_{\text{DD}} 0.2 \text{ V}$ .
- (3) When UB (or LB) is operating at the VIH(min.) level(2.2 V), the operating current is given by IDDS1 during the transition of VDD from 4.5 to 2.4 V.

# PACKAGE DIMENSIONS

TSOPII54-P-400-0.80





### **RESTRICTIONS ON PRODUCT USE**

Handbook" etc..

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property.
   In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.